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PFM SIMULATOR 
I. INTRODUC TION 
The pulse frequency modulation (PFM) simulator was designed in 1960 
as a laboratory instrument to assist in the design and checkout of PFM 
equipment. The criteria for flexibility, data bur st rate s, data frequency 
ranges, etc., were based on previous PFM satellite ranges and expected 
future ranges. The unit was later modified to provide a frequency dur-
ing the blank time to simulate the newer PFM signal formats. 
The unit simulates the synchronous l6-channel frame pulse frequency-
modulated signal with frame synchronization burst. Burst width, burst 
frequency, and burst amplitude for each channel are variable by front 
panel control. The frame synchronization burst can be positioned where 
desired at the beginning of the frame. The unit covers the broad data 
bur st-rate range of two data bursts per second to 3000 data bursts per 
second, and is continuously variable over these limits in just two ranges. 
The frequency within each data burst may be internally or externally 
applied; noise may be linearly summed with the signal by application of 
a noise generator signal to the unit. 
The unit, which is fully transistorized, employs functional printed cir-
cuit modules, including the power supply regulator. All circuits were 
designed by the Data Instrumentation and Development Branch. All 
outputs from the unit are protected against short circuits to ground. 
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II. SPECIFICATIONS 
SIGNAL: 
1\.T"I,~h.o .... • 
"', \oIo.&..&..&fJ"""~ • 
Individual controls 
for each channel: 
Synchronous pulse frequency modulated, 
l6-channel frame with synchronization 
burst and blank time reference frequency 
Sixteen 
Burst frequency: Internal or external. (Internal frequency 
continuously variable in two ranges cover-
ing 4.5 kc to 45 kc) , 
Burst duration: Continuously variable. 0.33 ms to 500 
msecs in two ranges 
aurst amplitude: Continuously variable, 0 to 4 vpp 
Burst dc level: ± O.5v continuously variable about Ovdc 
level of signal 
SYNCHRONIZATION BURST: Same controls as those for individual 
channels, plus control to position sync 
burst where desired between channel 16 
and channel 2 (back panel controls) 
REFERENCE FREQUENCY 
(BLANK TIME FREQUENCY): 
Frequency: 
Amplitude: 
de level: 
Internal or external. (Internal frequency 
continuously variable in two ranges cover-
ing 4.5 kc to 45 kc) 
Continuously variable to 0 to 4 vpp (back 
panel) 
± O.5v continuously variable about PFM 
signal de level (back panel) 
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Omis sion of signal: 
REPETITION RATE (SIMU-
LATED SAMPLING RATE): 
CHANNEL BURST FRE-
QUENC Y AND REFERENCE 
FREQUENC Y MONITOR: 
TOTAL SIGNAL AMPLITUDE 
CONTROL (BURST OUTPUT 
AMPLITUDE): 
Front panel control switch provide s 
switching reference frequency in or 
out of PFM signal 
2 cycles/sec to 3 kilcycles/sec continu-
ously variable, 2 ranges 
Anyone channel burst frequency or 
the reference frequency may be moni-
tored from one BNC connector on back 
panel. 
A 17 -position switch on front panel 
provide s for sele ction of de sired sig-
nal frequency to be monitored. 
Continuously variable, 0 to 4 vpp 
INPUTS AND INPUT IMPEDANCES: 
Noise input: 
Ext. Osc. input 
(back panel): 
13 kilo -ohms 
15 kilo-ohms 
OUTPUTS AND OUTPUT IMPEDANCES: 
Frequency burst output: 
Burst envelope output: 
Compo envelope output: 
Burst No. 1 Sync output: 
Burst No. 16 Sync output: 
Osc. output (back panel): 
POWER: 
100 ohms 
100 ohms 
100 ohms 
100 ohms 
100 ohms 
10 kilo-ohms 
105 -120 volts rms 
60 watts 
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ENVIRONMENT AL: 
PHYSICAL: 
Height: 
• 
Depth: 
Controls: 
60 0 F to 1 05 0 F 
Rack mountable (standard 19-inch rack) 
14 inches 
17-1/2 inches 
Front and rear panels 
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III. OPERATING INSTRUCTIONS 
1. Turn on power. 
2. Synchronize scope at BURST NO. 16 OUT BNC. 
3. Adjust burst-blank period: 
a. Turn each channel width delay to IuininJunJ. 
b. Monitor FREQ. BURST OUT and adjust BURST -BLANK PERIOD 
controls to obtain proper sample rate. 
4. Adjust delay between the occurrence of channel 16 and channell 
(sync burst) at the rear of the unit with SYNC POSITION CONTROLS. 
5. Adjust individual channels for desired burst-duration using BURST-
WIDTH CONTROLS. 
6. Adjust individual channel frequencies using BURST FREQ. controls. 
The blank frequency is adjusted at the rear of the unit. Each channel 
frequency including the BLANK frequency may be monitored by a 
decimal counter from the rear of the unit at OSC. OUTPUT BNe. 
The selector switch on the front panel selects the desired channel 
or blank frequency to be monitored. 
(NOTE: If a channel frequency burst does not vary about ground, it 
may be balanced correctly with the BURST DC LEVEL 
screwdriver adjustment.) 
External sources for channel frequencies may be used by applying 
input sine waves at about 5 vpp. (The signal passes through an AGC 
circuit before being brought into the respective channel oscillator 
gate.) The signal is applied at the chosen channel BNC connection 
on the back panel of the unit and the switch as sociated with the BNC 
must be switched to EXT. 
7. The blank frequency may be switched into or out of the signal by 
a switch located on the front panel of the unit and labeled BL. 
8. The composite signal amplitude may be varied by the SIGNAL 
AMPLITUDE adjust on the front panel. 
9. Noise may be applied at the NOISE INPUT BNC. 
10. Individual cir cuit module adjus tments : 
a. Adjusting the oscillators: 
The frequency range of the oscillator can be raised or lowered 
by adjustment of the trimpot located on the board. A change in 
5 
the trimpot will affect the high end of the oscillator range more 
than the low end. 
b. Adjusting the power supply: 
Both power supply voltages may be trimmed by adjustment of the 
two trimpots located on the po we r supply board. 
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IV. DESCRIPTION AND THEORY OF OPERATION 
The PFM simulator consists of 17 separate oscillator gates whose out-
puts can be gated on or off upon digital command. Control of the gating 
is made through a timing generator consisting of a clock, a four-stage 
binary counter, and a decoder as shown in Figure 1. The decoder is 
implemented by an AND matrix having 16 separate outputs, each provid-
ing a separate pulse sequentially with time. These outputs constitute the 
beginning of each channel burst, initiating a wide -range monos table 
multivibrator (MSMV) which constitutes the individual burst width. The 
outputs of these multivibrators are then the gating pulses to the oscil-
lator gates. Exception to this is the synchronization burst which can be 
placed where desired between channel 16 and channel 2. This is imple-
mented by placing in series with the synchronization burst width MSMV 
another wide -range MSMV which provides an adjustable delay time 
between the last channel of the succeeding frame and initiation of the 
sync. burst MSMV. One of the oscillator gates is digitally controlled 
by the re sultant envelope of the combined gate control signals of the 
individual channels, so that when chosen (by switch) this oscillator gate 
will pass an oscillator signal during all times that no other gate is on. 
This will later constitute the blank frequency in the output signal. 
An internal or external oscillator may be chosen as the oscillator signal 
into each oscillator gate. The chosen signal is first passed through an 
automatic gain control circuit and then through a variable L pad for 
amplitude control before being applied to the oscillator gate. The 
individual oscillator -gate input levels can then be set as desired; for 
each setting the signal amplitude into the oscillator gates will remain 
fixed even though the applied internal or external oscillator signal 
amplitudes may differ. 
The output gated signals from all the oscillator gates are then linearly 
mixed, providing a time -division multiplexed simulated PFM signal. 
The signal is synchronous since all the channel bursts (except the 
synchronization burst) are initiated at a fixed period given by the clock. 
The mixed signal is amplified, buffered against output short circuits 
to ground, and applied to the FREQUENCY BURST OUT BNC. Noise, 
if applied, is added to the combined signal through linear resistive 
summing in the buffering stage following the amplifier. 
The digital control pulses to the individual gates are brought into a 
separate circuit for summing and inverting for the ENV. OUT and 
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<:QM~ 
ioN" 
OUT 
~UI'\'!>T 
NO., 
'!.,(NC. 
OUT 
~N" 
OUT 
.UR"T 
"I0.\c. 
'!>'(..aC 
CUT 
COMP ENV. OUT and to provide oscilloscope synchronization with 
BURST NO. 1 SYNC. OUT and BURST NO. 16 SYNC. OUT. 
The facility to monitor each continuous -wave frequency being applied 
to the separate oscillator gates is made available by applying each 
gate oscillator input signal to a switch where selection of anyone signal 
will apply that desired signal to the OSC. OUT BNC. 
Figures 2 and 3 show the external control for the oscillator gate and 
the flip-flop - run-down circuits. 
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Figure 2-0scillator Gate External Control 
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V. CIRCUITS 
FREQUENCY BURST MIXER AND CLOCK CIRCUITS 
The frequency burst mixer and the simulator clock are both fabricated 
on one p.c. board. Each circuit will be discussed separately. 
Frequency Burst Mixer 
The frequency burst mixer (Figure 4) multiplexes the output from each 
of the 16 oscillator gates, each being activated at separate channel times, 
so that the output signal is then the time -division multiplexed PFM 
simulated signal. An, additional input allows a gated blank frequency 
oscillator to be multiplexed with the other 16 channel input oscillator 
gates so that the output can then represent the PFM signal having a 
fixed reference frequency contained in each blank between the informa-
tion bursts. 
The technique for mUltiplexing the total 17 -frequency burst inputs is 
that of summing all the signals at a common junction. The summed sig-
nal is then amplified to restore the input signal level from attenuation 
incurred during the summing. 
Because each oscillator gate output, when a burst is not present, is the 
result of a fully saturated transistor clamping a continuous wave output 
signal to ground, there results on this clamped output a small continuous 
wave signal equivalent in dynamic level to the saturated voltage drop of 
the clamping transistor. A transistor having a very low saturating 
voltage drop (Vee SAT. = 0.05v) was chosen as the clamping transistor. 
Therefore, if the signal degradation during blank times is about .05 
volts for each input, for 17 inputs the summed signal in the worst case 
will be approximately 0.85 volts during blank times - a figure too large 
to be tolerated. 
In order to avoid the summing of this signal degradation and other small 
noise which might be present within the system and still not to alter ap-
preciably the frequency burst, two oppositely directed balanced diodes 
in parallel are employed at each input to the mixer (see Figure 5). 
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Figure 5-Multiplexing the Separate Channel Bursts 
Considering the familiar Germanium diode characteristic (see Figure 6) 
it can be seen that the impedance seen looking into the diode for e ~ .05 
volts is very high (in the order of 100 kilo-ohms) and that the impedance 
seen looking into the diode for e ~ O.3v is very low (in the order of 100 
ohms). 
By making Rl and R2 small in Figure 5, the degraded blank time ground 
level signals will all see very high impedances, whereas a 2vpp frequency 
burst will see a very low impedance to the summing junction. Passing a 
sine wave through such a network will produce crossover distortion, but 
this distortion is negligible. 
The amplifier following the summing junction (01 on Figure 4) is a Class 
A amplifier having a voltage gain of 5. This amplifier works into an 
emitter follower (02) where the emitter re sistor is center -tapped for 
control of the entire simulated signal level. This variable resistor is a 
front panel control. At 03 the simulated signal is summed with the 
noise input. The output of 03 is capacitively coupled to outside equip-
ment at the FREO BURST OUTPUT BNC. 
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Diode curve 
w.------~--------------v 
. OSv 0.3'1 
Figure 6-Diode Characteristic Curve 
Clock 
The frequency generator. or clock source. for the PFM simulator is a 
relaxation oscillator employing a unijunction transistor and a tunnel 
diode. 
The unijunction serves as a threshold device having two thresholds: a 
threshold at which the device becomes appreciably resistanceless and a 
threshold at which it becomes a very high impedance. In shunt with the 
input to the unijunction is a capacitor (C) which is charged through resis-
tor (R) as shown in Figure 7. 
If C is at Voff ' implying that C had discharged toward -v volts until the 
unijunction turned off (when V c = Voff ), C will charge toward ground 
according to the relation: 
(1) 
When (2) 
(where T) is the intrinsic stand-off ratio), the unijunction will fire and 
discharge C until Vc = Voff' at which time C begins again to charge. 
14 
-v 
vf 
---/1/Vt, 
voff 
e 
B2 
R lr 
.... 
Figure 7-Unijunction Clock Circuit 
Equating (1) and (2) then gives 
from which 
v (e- t / RC ) 
off 
eo 
-y-y-y-
For the condition above to have been reached, t must be equal to one 
period. The period of the clock can be expressed as 
or the frequency as 
By varying R, the frequency of the clock can be varied. By changing C, 
the range of the clock is changed. 
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Since the output of the unijunction at B2 is a negative pulse having a 
poor response time, a tunnel diode is used to threshold-detect this re-
sponse and apply a step voltage to a transistor switch (Q5). Figures 8 
and 9 show the characteristics of the tunnel diode (TO) seen at node A. 
Node A 
/ 
Tunnel Diode 
Figure 8-Tunnel Diode and Uniiunction Circuit Configuration 
......... _..;::a,........;::;.,-:....~~--=:~ __ V 
O.OSv O.6v 
Figure 9-Tunnel Diode and Fomi Iy of Load Lines Corresponding 
to 0 Changing Source Voltage 
When the unijunction fires, the output at B2 appears to the tunnel 
diode as a changing negative voltage source through R. The voltage 
across the diode correspondly varies from 0 to 0.05 volts, where 
the TO then exhibits its negatives resistance region and the diode 
switches along the load line, to about -0.6 volts. By applying this diode 
16 
voltage directly to a common emitter transistor (Qs)' the transistor will 
switch with a risetime of less than 0.2 f-Lsec for any slow risetime pre-
sented at VB . The output of Q s then is the clock pulse for the unit. 2 
BISTABLE MULTIVIBRATOR (FLIP-FLOP) CIRCUIT 
The flip-flop circuit (Figure 10) is a JK Eccles -Jordan binary circuit. 
The reset (j) and set (k) inputs are ac coupled. By common connection 
of both the reset and set inputs, the circuit becomes a binary counter. 
A positive step voltage on the inputs constitute true inputs. The logical 
function performed by this circuit is shown below: 
k 
'-, 
"-, 
A(,) = kA + jA 
A(,) = kA + l'A 
A 
0 "-, A 
1 "-, 
A set input and a reset input are included in the circuit. To employ these 
inputs a differentiated step voltage is applied. 
Four flip-flop circuits and two passive AND gates are on each flip-flop 
board. The AND gates may be used to implement the four flip-flops as 
a decimal counter. 
MATRIX CIRCUIT 
The diode matrix board (Figure 11) contains a binary to unitary switch-
ing AND matrix having as its inputs both states of a 4-bit binary counter 
and as it outputs 16 separate lines, each sequentially providing an output 
as the input binary counter monatonically increases through successive 
16 counts. 
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RUNDOWN CIRCUIT 
The rundown circuit is a circuit which, when used with a flip-flop as 
shown below, constitutes a wide -range, continuously variable, high-duty 
cycle monostable multivibrator. 
--I 
kr-t 
FLIP 
FLOP 
AU. 
!---
r RUN-
~--.·A ... DOW~) 
A A(T) .J 
Figure 12 shows the timing relationship of the rundown and flip-flop 
Flip-Flop Input 
I 
I 
Flip-Flop Output It----~ 
RC Charge 
Within Rundown 
Output of 
Rundown 
I 
I 
I 
I 
~ 
Figure 12-Rundown and Flip-Flop Operating Together as Monostable Multivibrator 
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When the input to the rundown circuit steps negatively from ground to 
-9v, Q1 saturates and C begins to charge toward ground through the 2.4k 
resistor and the external front panel potentiometer. When the potential 
on C reaches the threshold':' of the unijunction, it will break into conduc-
tion and discharge C to nearly -9v where the unijunction then presents an 
open circuit to C. The result of the fast discharge of C through the uni-
junction Q" is a negative pulse at B~ of Q .. ' which is coupled to Q4' This 
input to Q4~ provides at its output a positive pulse which, as sho'wn in 
Figure 12, is coupled back to the flip-flop, returning the flip-flop to its 
original state. This returns the input to the rundown to ground, and 
turns on Q2 ' a clamping transistor, which clamps C to -9v until a new 
input arrives at Ql' The delay time (T) of the circuit is a function of 
the setting of the front panel potentiometer and the choice of C. There 
are five rundown circuits on each board. (See Figure l3). 
ENVELOPE MULtIPLEXING AND OUTPUT BUFFERING CIRCUITS 
The inputs to these circuits are the digital gating pulses for each channel 
burst time as generated by the individual flip-flop and rundown combina-
tion for each channel. The envelope circuit is in essence a 16-input 
diode -coupled transistor logic circuit (see Figure l4). The output of 
the circuit is then the equivalent ENVELOPE OUTPUT. This output 
is applied to an inverter to provide the COMP. ENV. OUTPUT. Channel 
No. 16 input is brought into two cascaded-emitter followers whose out-
put then constitutes BURST NO. 16 SYNC OUTPUT. Likewise, Channel 
No. 1 is buffered and brought out as BURST NO. 1 SYNC OUTPUT. All 
outputs are buffered by emitter followers and are protected by 100-ohm 
series resistors. 
OSCILLATOR, AVC, AND OSCILLATOR GATE CIRCUITS 
The os cillator gate board contains three principal circuits: a variable 
frequency oscillator, an automatic voltage controlled (AVC) circuit, and 
an oscillator gate circuit (Figure IS). Each circuit will be discussed 
separately. 
* The threshold voltage of a unijunction is defined as 7]VB1B2 where 7] is the intrinsic stand-off 
ration (7] =0.6) and VB1B2 is the voltage impressed across the unijunction. 
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The Oscillator Circuit 
The first circuit is a continuously variable sinusoidal oscillator of the 
COlpitts type which, through external switch control, has the two fre-
quency ranges of 4.5 to 15 kc and 15 to 45 kc. Each range is obtained 
by switching a separate LC network into the oscillator. The approximate 
center frequency of the oscillator for each tank is given by: 
f = 1 where C r = 
By adding a variable resistance (R) between the emitter and ac ground, 
the equivalent ac tank circuit appears as shown below: 
R 
By varying R, the equivalent reactance provided by C2 is altered and the 
center frequency of the network is changed. In the Mode II simulator, 
R is the sum of a 25 -kilo -ohm potentiometer and a fixed resistor of 
2 kilo-ohms. The oscillator frequency variation with R is shown below. 
25 
R 
27K -
2K ~~~----_____________________________ f 
Because the frequency varies nearly hyperbolically with R, a type-B 
logarithmic potentiometer having a curve as shown below is employed 
in such a manner to provide an approximately linear variation of fre-
quency with the turning of the frequency control. 
R 
~----if---.;;:::a,,-t------ TURN 
()Olo 50% 100% 
Automatic Voltage Controlled (AVC) Circuit 
The function of the second circuit is to automatically voltage -control 
either the internally generated frequency signal or an externally applied 
frequency signal so that the input to the oscillator gate will always be 
a constant-level signal. 
The principle employed is in essence that of controlling the gain of a 
Class A amplifier through interrogation of the output signal level as 
shown in Figure 16. 
26 
ATTENUATION 
CONTROL 
Figure 16-AVC Loop 
This is done by equivalently varying the shunt resistance of an L pad 
preceding the input to the Class A amplifier with a dc current that is a 
function of the output signal level of the amplifier. The L pad consists 
of a series resistor and an equivalent ac shunt resistance of two diodes 
which are dc biased in a region where, for changes in the dc current 
through the diode, the small signal diode resistance can be varied. 
Figures 17, 18, and 19 show the complete L pad, the ac equivalent, and 
the equivalent configuration seen by the input signal. 
dc bias r--"'--~ 
source 
I ac by-pass 
Figure 17-Complete L Pad Figure 18- AC Equivalent L P'ld 
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Figure 19-Equivalent L Pad Seen by 
input Signai 
The variation of the ~mall signal resistance with the dc bias current can 
be seen by reviewing the characteristic curve of the diode as shown in 
Figure 20, where V is chosen to be the ordinate and I the abscissa. 
line 
v 
_-----Small signal operating point 
. dv 
--di 
Figure 20-Diode Characteristic Curve 
The resistance exhibited by the diode is the tangent to the curve at the 
intersection of the dc bias current and the characteristic curve. For 
very small time -varying signals, the ac resistance is appreciably linear 
for a fixed dc operating point. By changing the quiescent operating point, 
the ac resistance is changed as shown. 
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The small variation from linearity is improved by using two diode s in 
parallel, one in an ac forward biased direction and one in a negatively 
biased direction; the ac resistance is then the parallel resistance of the 
two small signal resistances given by the two operating points of both 
diodes. 
The dc bias current to the L pad is supplied by detecting and low pass-
filtering the output of the Class A amplifier (Q2) amplifying this voltage, 
and then providing a current as a function of this voltage. 
Oscillator Gate 
The oscillator gate (Figure 15) digitally controls passage or infinite 
attention of a time -varying signal such that the signal dc level during 
the time of infinite attE:lntion is the dc center of the peak-to-peak levels 
of the signal during passage. This is done by biasing a Class A amplifier 
(Q6) such that the output quiescent operating level is ground. Application 
of a symmetrical input signal will then vary about ground at the output 
of the amplifier. A saturating transistor (Q7) is digitally controlled (at 
pin U) to turn this transistor full-on or full-off which infinitely attenuates 
the output of the Q6 or fully passes the output of Q6' respectively. The 
2N508 was chosen for Q 7 because it has an extremely low saturating 
voltage. 
The dc level of the output of Q6 is externally controlled by varying a 
50-k potentiometer in the bias network as shown in Figure 15. For the 
particular application of this circuit in the Mode II simulator, the 10-k 
input resistance as seen at pin 19 was trimmed such that a group of 16 
such oscillator gates would each provide equal maximum output levels. 
POWER SUPPLY 
The power supply consists of two voltage regulators, one for + 8vdc and 
one for -9vdc (Figures 21 and 22). The +8vdc power supply will deliver 
300 rna and the -9vdc supply will deliver 400 rna. Both regulators are 
of the series type in which regulation is made through control of a 
series power transistor by referencing the output of each supply through 
a divider network to a constant voltage source provided by a Zener diode. 
Correction is made by varying the gain of the series power transistor 
through an amplifying stage with the infintesimal voltage differences 
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seen between the Zener diode and the divider network. Both regulators 
share the same transformer input through a full wave rectifier; each 
supply is filtered separately. 
Each supply is protected against short circuits or excessive loads 
through current limiting. The supply voltages may be finely varied 
by adjusting the trimpots incorporated in the divider network of each 
regulator. The power transistors are mounted on heat sinks external 
to the module board because of the power requirements of the simulator . 
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VI. WIRING AND BOARD LDCATION 
Figure 23 shows the board location of the PFM simulator. Figures 24 
and 25 are the wiring diagrams for the unit. 
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